Your country and preferred language.

Select your country Select language

Denna webbplats använder cookies för att säkerställa att du får den bästa upplevelsen.

Menu
Sökalternativ
Stäng

Välkommen till Sveriges största bokhandel

Här finns så gott som allt som givits ut på den svenska bokmarknaden under de senaste hundra åren.

  • Handla mot faktura och öppet köp i 21 dagar
  • Oavsett vikt och antal artiklar handlar du till enhetsfrakt från samma säljare i samma kundvagn
Microarchitecture of Network-on-Chip Routers: A Designer's Perspective

Microarchitecture of Network-on-Chip Routers: A Designer's Perspective

Inbunden bok. Springer. 2015. 175 sidor.

Nära nyskick.

Säljare: Böcker från hyllan

Ställ en fråga om artikeln

Inrikes enhetsfrakt Sverige: 62 SEK
Betala med Swish

Förlagsfakta

ISBN
9781461443001
Titel
Microarchitecture of Network-on-Chip Routers [Elektronisk resurs] : A Designer's Perspective
Författare
Dimitrakopoulos, Giorgos. - Psarras, Anastasios. - Seitanidis, Ioannis. - SpringerLink (Online service)
Utgivningsår
2017
Språk
English
Baksidestext
This book focuses on the microarchitecture of network-on-chip routers from a designer’s perspective, providing ready-to-use solutions for simple and more sophisticated design cases. All aspects of the design of a network-on-chip router, including flow control, buffering architectures, arbitration and allocation, as well as pipelined organizations, are presented in detail. The authors provide numerous detailed examples and practical abstract models, when necessary. Router micro-architectural options are presented in a step-by-step manner, beginning from basic design principles. Even highly sophisticated design alternatives are categorized and broken down to simpler pieces that can be understood easily and analyzed. This book is an invaluable reference for system, architecture, circuit, and EDA researchers and developers, who are interested in understanding the overall picture of network-on-chip routers' microarchitecture, the associated design challenges, and the available solutions.  · Covers all aspects of the microarchitecture of Network-on-Chip routers; · Justifies and explains every design choice that is presented in a ready-to-use manner following a designer’s perspective; · Describes performance-enhancing features in a step-by-step manner; ·Includes detailed examples presenting the flow of information inside the router on a cycle-by-cycle basis, highlighting the operation of each part under regular or worst-case traffic scenarios.
Introduction to network-on-chip design -- Link-level flow control and buffering -- Baseline switching modules and routers -- Arbitration logic -- Pipelined wormhole routers -- Virtual-channel flow control and buffering -- Baseline virtual-channel based switching modules and routers -- High-speed allocators for VC-based routers -- Pipelined virtual-channel-based routers.